

Compal Confidential

Schematics Document

Intel Huron River

Sandy Bridge with Cougar Point core logic


2010-10-27

REV:1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Cover Page		
				Size	Document Number	Rev
				Custom	LA-6931P	1.0
Date: Wednesday, October 27, 2010				Sheet	1	of 58

Compal Confidential

Model Name : P5LM0
File Name : LA-6931P



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev
					LA-6931P	1.0
				Date:	Wednesday, October 27, 2010	Sheet 2 of 58

Voltage Rails

Power Plane	Description	S1	S3	S5	DGPU (DIS)	IGPU (SG)
VIN	Adapter power supply (19V)	N/A	N/A	N/A		
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A		
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A		
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF		
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF		
+1.05VS_VCCP	1.05V switched power rail for CPU (PCH)	ON	OFF	OFF		
+VGFX_CORE	Core voltage for IGPU	ON	OFF	OFF		
+1.5V	1.5V power rail for DDRIII	ON	ON	OFF		
+1.5VS	1.5V switched power rail	ON	OFF	OFF		
+1.8VS	1.8V switched power rail	ON	OFF	OFF		
+3VALW	3.3V always on power rail	ON	ON	ON*		
+3VALW_PCH	3.3V power rail for PCH	ON	ON	ON*		
+LAN_IO	3.3V power rail for LAN	ON	ON	ON*		
+3VS	3.3V switched power rail	ON	OFF	OFF		
+5VALW	5V always on power rail	ON	ON	ON*		
+5VS	5V switched power rail	ON	OFF	OFF		
+VSB	USB always on power rail	ON	ON	ON*		
+RTCVCC	RTC power	ON	ON	ON		
+VGA_CORE	5V power rail for GPU	ON	OFF	OFF	ON	OFF
+1.5VSDGPU	1.5V power rail for VRAM	ON	OFF	OFF	ON	OFF
+1.8VSDGPU	1.8V switched power rail for GPU	ON	OFF	OFF	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
--------	--------	-----------	------------

EC SM Bus1 address

EC SM Bus2 address

Device	Address	Device	Address
--------	---------	--------	---------

Ibex SM Bus address

Device	Address
--------	---------

STATE	SIGNAL				+VALW	+V	+VS	Clock
	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#				
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
* 3	0.4
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
DIS Only	DIS@
Switchable Graphics	SG@
Granville	GRA@
Whistler	WHI@
For CIR	CIR@
USB2.0 bus	USB2@
DDR M1	M1@
DDR M3	M3@
For 45 level	45@

USB Port Table

USB 2.0	USB 1.1	Port	4 External USB Port
EHCI1	UHCI0	0	USB/B
		1	USB Conn.
	UHCI1	2	
		3	
	UHCI2	4	Mini Card 1
		5	Mini Card 2
EHCI2	UHCI3	6	
		7	
	UHCI4	8	USB Conn.
		9	eSATA USB
	UHCI5	10	CMOS Camera
		11	Finger Print
	UHCI6	12	USB3.0 @
		13	Blue Tooth

43 Level BOM Config

Granville DIS: GRA@ DIS@ CIR@ M1@
Whistler SG: WHI@ SG@ CIR@ M1@


45 Level BOM Config

45@

VRAM BOM Config


X76255BOL01: HYNIX 1G (old die)
X76255BOL02 HYNIX 1G (new die)
X76255BOL04 HYNIX 2G

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List		
Size B	Document Number				Rev	1.0
Date:	Wednesday, October 27, 2010				Sheet	3 of 58




eDP_COMP and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms


Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)




CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed




Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port * 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled





PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training













Sandy Bridge iPGA Rev1p0				Compal Secret Data		Compal Electronics, Inc.	
Security Classification	2009/12/01	Deciphered Date	2010/12/31	Title		PROCESSOR(5/7) PWR,BYPASS	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Size	Document Number	Rev	1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	LA-6931P		
				Date:	Wednesday, October 27, 2010	Sheet	8 of 58




















Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	PCH (2/8) PCIE, SMBUS, CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-6931P
				Date: Wednesday, October 27, 2010	Rev 1.0
				Sheet 14	of 58




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	PCH (4/9) LVDS,CRT,DP,HDMI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				LA-6931P	
				Date: Wednesday, October 27, 2010	Sheet 16 of 58



```
OC[0..3] use for EHCI 1
OC[4..7] use for EHCI 2
```









This pin can be left as no connect in On-Die VR enabled mode (default).

Intel recommend VCCVRM==>1.5V FOR MOBILE
stuff RH197 and unstuff RH198 VCCVRM==>1.8V FOR DESKTOP
VCCVRM = 160mA detal waiting for newest spec

PCH Power Rail Table		
Voltage Rail	Voltage	SO Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW	3.3	0.003
VccpNAND	1.8	0.19
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.119
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.16
VccCLKDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccLVDS	3.3	0.001
VccTX_LVDS	1.8	0.06










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2009/08/25		Deciphered Date	
				2010/08/25	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				Mannhatton PCIE / LVDS	
				Size	Document Number
				Custom	LA-6931P
				Date:	Wednesday, October 27, 2010
				Sheet	22 of 58


Strap Name		Pin Straps description	Default
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	0
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)	0
BIF_GEN2_EN	GPIO2	0= Advertises the PCI-E device as 2.5 GT/s capable at power-on 1= Advertises the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
CONFIG[1] CONFIG[2] CONFIG[0]	GPIO13 GPIO12 GPIO11	GPIO13,12,11 (config 2,1,0) : a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size.	memory apertures CONFIG[3:0] 128 MB 000 256 MB 001 64 MB 010
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0: Disable, 1: Enable	0
AUD[1] AUD[0]	HSYNC VSYNC	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	11
SMS_EN_HARD	H2SYNC	Can be unconnected if not used.	0
VIP_DEVICE_STRAP_DIS	V2SYNC	Can be unconnected if not used.	0


VRAM	Location	VRAM_ID2	VRAM_ID1	VRAM_ID0
Hynix(8pcs) 1GB (old) H5TQ1G63BFR-12C		0	0	1
Hynix(8pcs) 1GB (900MHz) H5TQ1G63DFR-11C		0	1	0
Samsung(8pcs) 1GB (900MHz) K4W1G1646G-BC11 LF		0	1	1
Hynix(8pcs) 2GB (800MHz) H5TQ2G63BFR-12C		1	0	0
Samsung(8pcs) 2GB (800MHz) K4W2G1646C-HC12		1	0	1

















	Voltage	In BACO mode
VDDR1	1.5V	OFF
VDDC/VDDCI	0.85-1.15V	OFF
others		ON




LCD POWER CIRCUIT



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-6931P
				Date:	Wednesday, October 27, 2010
				Sheet	30 of 58
				Rev	1.0


CRT Connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2009/08/25	Deciphered Date		2009/08/25					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.										
						Title				
						CRT Connector				
Size B	Document Number				Rev					
	LA-6931P				1.0					
Date:		Wednesday, October 27, 2010		Sheet	31 of 58					


HDD

SATA HDD Conn.





ODD

Placea caps. near ODD CONN.




SATA ODD Conn.






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	HDD & ODD Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				LA-6931P	
Date:		Wednesday, October 27, 2010		Sheet	33 of 58


Lid Switch



Touch Pad




CIR





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/08/25				Title			
Deciphered Date				2010/08/25				LID/RTC/CIR			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number			
								LA-6931P			
								Rev			
								1.0			
								Date			
								Wednesday, October 27, 2010			
								Sheet 35 of 58			

eSATA combine USB Conn




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB / eSATA	
Size	Custom	Document Number	LA-6931P	Rev	1.0
Date:	Wednesday, October 27, 2010	Sheet	36	of	58







Close to U2407.D7

Close to U2407.P13




For EMI request (need confirm)




	AUXDET(Pin J2)	CSEL(Pin P6)	CLK
Support USB remote wakeup	pull high 10k to VDD33	Tied to GND	Must use 24MHz crystal: mount Y2400,2440,C2474,C2475
Not support USB remote wakeup	Tied to GND	pull high to VDD33	Can use either 48MHz or 24MHz When use 48MHz clock: mount R2476,R2483

Security Classification		Compal Secret Data	
Issued Date	2007/1/15	Deciphered Date	2008/1/15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		USB3.0 PD720200	
Size	Document Number	Rev 1.0	
Date:	Wednesday, October 27, 2010	Sheet	37 of 58




These caps close to U2 : Pin 12,37,48


Layout Note:
Place them close to U2




Memory Card Power



Layout Note:
Place them as close as possible to JREAD1
Place C1309 close to U2.36



These caps close to U2 : Pin 13,19,23,32,47



GND pad under IC Chip.
5 GND vias required at GND pad.
Pin 21 connect to GND pad on IC-mounted layer.

Layout Note:
Add GND shield for Xtal

Impedance: 50 ohm (Microstrip)

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND

Shield GND


Shield GND

Shield GND

Shield GND

Shield GND

5 IN 1 CardRead



Layout Note:
Place them as close as possible to U2

Layout Note:
Place them as close as possible to JP1394
Reserve them for test
if any EMI issue.


Layout Note:
Differential pair impedance=110+/-6 Ohm
TPAP/N0 and TPBP/N0 mismatch <5m1

MFIO	SD8	MS8	XD
00	WP	BS	D7
01	D1	-	D6
02	D0	-	D5
03	D7	D1	D4
04	D6	D5	D3
05	CLK	-	D2
06	-	D0	D1
07	D5	D4	D0
08	CMD	-	WP#
09	D4	D2	WE#
10	D3	D6	ALE
11	D2	-	CLE
12	-	D3	CE#
13	-	D7	RE#
14	-	CLK	R/B#



When these pins are both set to Low, the xD Picture Card is detected.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	RSU232
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-6931P
				Date	Wednesday, October 27, 2010
				Sheet	38 of 58
				Rev	1.0


















WLAN



MINI




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-6931P	
				Date	Rev
				Wednesday, October 27, 2010	1.0
				Sheet	39 of 58




Security Classification		Compal Secret Data		Title	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	EC ENE-KB930	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-6931P
				Date: Wednesday, October 27, 2010	Rev 1.0

INT_KBD Conn.




Power Button


ON/OFF switch





Power Conn






LED




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				LA-6931P	Rev 1.0
				Date: Wednesday, October 27, 2010	Sheet 41 of 58



HD Audio Codec




Sense Pin	Impedance	Codec Signals
SENSE A	20K	PORT-A (PIN 39, 41)
		PORT-B (PIN 21, 22)
		PORT-C (PIN 23, 24)
SENSE B	39.2K	PORT-E (PIN 32, 34)
	20K	PORT-F (PIN 33, 35)
		PORT-H (PIN 37)




Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	HD Audio Codec ALC669X	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-6931P
				Date: Wednesday, October 27, 2010	Sheet 42 of 58


FAN1 Conn




Finger Print board



BT



Screw




NON-PDH

2/25 Change footprint of H22




Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2009/08/25		Deciphered Date		2010/08/25		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								FAN & Screw Hole		
								Size	Document Number	Rev
								B	LA-6931P	1.0
								Date:	Wednesday, October 27, 2010	Sheet

+5VALW TO +5VS




+3VALW TO +3VS








+1.5V to +1.5VS

Optional, if +1.5VS can combine with +1.5V_1






+3VALW TO +3VALW(PCH AUX Power)


Short J5 for PCH VCCSUS3.3





Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2009/08/25		Deciphered Date		2010/08/25		Title	
								DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.									
Size B	Document Number					LA-6931P			Rev 1.0
Date	Wednesday, October 27, 2010				Sheet	45	of	58	




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR DCIN / Pre-charge	
				Size	Rev
				Custom	0.1
				Date:	Wednesday, October 27, 2010
				Sheet	47 of 10

$$CP = 85\% \cdot I_{ada} ; CP = 4.07A$$


Wednesday, October 27, 2010 Sheet 48 of 1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	PWR-+1.5VP/+1.8VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-6931P
				Date:	Wednesday, October 27, 2010
				Sheet	51 of 10
				Rev	0.1



+VCCSAP
Ipeak=6A , Imax=4.2A, 1.2Ipeak=7.2A
DCR= 9 m(typ)~10 m(max)
Rlimit=12K, Rdson=15~18mohm
Ilimit=10uA
Iocp=Rlimit/Rdson*10^(-5) = 7.61~9.13A


VFB=0.75V
 $V_o = VFB * (1 + PR156/PR150) = 1.1V$
 $Ton = 19E-12 * Ron * ((2/3) * Vo + 150mV) / Vin + 50ns = 2.4E-7$
 $Freq = 213KHz$
 $Cesr = 15m\ ohm$
 $Ipeak = 7.2A$ $Imax = 6.0A$
 $\Delta I = ((19.5 - 1.0) * (1.0 / 19.5)) / (L * Freq) = 1.48A$
 $Vtrip = Rtrip * I0uA = 0.0787V$
 $Iocp = 7.28 \sim 7.41A$



VID[0]	VID[1]	VCCSA Vout	Require on 2011/2012	Required
0	0	0.9 V	Yes/Yes	Yes/Yes
0	1	0.8 V	Yes/Yes	Yes/Yes
1	0	0.725V	No/Yes	No/Yes
1	1	0.675V	No/Yes	No/Yes


Note: Use VCCSA_SEL to switch High & Low Level for VID[1]
 (i.e. VCCSA_SEL) due to the VID[0] is don't care for this setting.

the resister change
 from @ to pop component
 Add two jumpers on the HW's output cap of the
 +VCCSA's PIN(+) and PIN(-) to sense the
 feedback voltage for VCCSA_SENSE & VSSSA_SENSE.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-6931P
				Rev
				0.1
				Date: Wednesday, October 27, 2010
				Sheet 52 of 10









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/12/18	Deciphered Date	2010/08/01	Title	+VGA COREP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-6931P
				Date	Wednesday, October 27, 2010
				Sheet	55 of 11
				Rev	0.2

Alert# PU resistor need close CPU,
so the PU resistor in HW schematic.
but DAT and CLK need close PWM-IC,
so the PU resistor in POWER schematic.



Security Classification	Compal Secret Data		Title	PWR +CPU CORE+VGFX CORE
Issued Date	2010/01/25	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITION DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	LA-6931P
Size	C	Sheet	56	of 10
Date:	Wednesday, October 27, 2010	Rev	0.1	

DATE: 2010/08/16



Version Change List (P. I. R. List) for HW Circuit

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	37	USB3.0	8/26	Compal	For USB3.0 wake up function	Instal R2423	0.3
2	30	LVDs	8/26	Compal	For LED panel EDID	Change R2130,R2131,R2185,R2186 from 2.2K to 0 Ohm	0.3
3	35	CIR	8/26	Compal	For CIR can't work	Add R2239,D2201 and pull up to +3VALW on EC side	0.3
4	34	LAN	8/27	Compal	Fine tune LAN_IO rising time	Add C1231 and change R1223 from 47K to 470K Ohm	0.3
5	40	KBC	8/28	Acer	For PWR_LED function in low battery mode.	Pull up to +3VALW with R2240 (10K Ohm.)	0.3
6	40	KBC	8/30	Compal	Leakage for +5VS	Delete net "BT_ON" from KBC side	0.3
7	38	Card Reader	8/31	Compal	Card reader function fail	Chang C1318, C1319 to 0.022 uF and 1500 pF	0.3
8	13, 14	PCH	9/06	Compal	Leakage for +3VS	Add R927, D10, D11 to prevent leakage.	0.3
9	18	PCH	9/06	Compal	Leakage for +3V	Add R928, D12 to prevent leakage.	0.3
10	43	Audio	9/09	Compal	SPDIF jack's LED always on.	Add R1148.	0.3
11	33	ODD	9/23	Compal	Don't support ODD zero power	Add R2494, R2495	0.4
12	40	KBC	9/24	Compal	Board ID	Change R2231 from 8.2 K to 33K,	0.4
13	13	PCH	9/29	Compal	HDA_SYNC potential leakage concern.	Add pull down with 1M Ohm (R930) for HDA_SYNC.	0.4
14	30	LVDs	10/1	Compal	Fn+Left/Right hotKey no function, can not adjust brightness	Uninstall R2101 and install R2187	0.4
15	46	GPU DC-DC	10/2	Compal	Fine tune 1.5VSDGPU timing	Change R2333 from 510K to 470K	0.4
16	46	GPU DC-DC	10/2	Compal	Fine tune 1.8VSDGPU timing	Change R2339 to 33K and C2319 to 2.2u	0.4
17	46	GPU DC-DC	10/2	Compal	For 1.8VSDGPU discharge	Change R2338 from 470 to 220	0.4
18	46	GPU DC-DC	10/2	Compal	For 1.5VSDGPU discharge	Change R2332 from 470 to 220	0.4
19	34	LAN	10/7	Compal	For EMI's request	Add C1232, C1233	0.4
20	14	PCH	10/11	Compal	<RIC Accuracy>Add 90% loading,after 24h about 5s gap,can not meet spec +/-2.5s	Change C853, C854 from 18p to 27p	0.4
21	44	BT	10/20	Compal	For BT discharge	Add R2496, R2497 and Q2407	1.0
22	43	AUDIO	10/20	Compal	Has "po" noise when system enter/resume S3/S4/S5.	Change C1126, C1127 to 0.01u	1.0

www.s-manuals.com